1 jobs in your cart
-
job specification
Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools...
- Start Date:
- 08.06.2026
- Contact person:
- Bernd Kraft
- Email:
- info@jooble.com"
- Company:
- HCLTech Brazil, Ludwig-Erhard-Strasse 14
Sed ut perspiciatis unde omnis iste natus error sit voluptatem accusantium doloremque laudantium, totam rem aperiam, eaque ipsa quae ab illo inventore veritatis et atem quia voluptas sit aspernatur aut odit aut fugit, sed quia consequuntur.
Print job